MODULE DESCRIPTION FORM

نموذج وصف المادة الدراسية

Module Information معلومات المادة الدر اسية							
Module Title	Dig	ls	Modu	le Delivery			
Module Type		Core			✓ Theory		
Module Code		CET1101		Lecture ✓ Lab			
ECTS Credits		6			Tutorial Practical		
SWL (hr/sem)	150				Seminar		
Module Level	Module Level		Semester o	f Delivery		1	
Administering Dep	Administering Department		College	EETC			
Module Leader	Reem Jamal		e-mail	Reem84j@mtu.edu.iq			
Module Leader's A	Acad. Title	lecturer	Module Lea	ider's Qualification Msc.		Msc.	
Module Tutor	Nodule Tutor Raya Majid Ha		e-mail	Rayamajid89@mtu.edu.iq		iq	
Peer Reviewer Name		Asst. Prof. Alhamzah Taher Mohammed	e-mail	alhamza_tm@mtu.edu.iq		iq	
Scientific Committee Approval Date		13/06/2023	Version Nu	nber 1.0			

Relation with other Modules					
العلاقة مع المواد الدراسية الأخرى					
Prerequisite module	Prerequisite module None Semester				
Co-requisites module	None	Semester			

Module Aims, Learning Outcomes and Indicative Contents					
أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية					
Module Aims	 To be able to deal with the number systems and codes. To understand the functionality of logic gates. To have a skill to use the logic gates in designing logic circuit. 				
أهداف المادة الدراسية	 To have a skill to simplify the digital circuits. To learn the simplification process, Boolean expression, Demorgans law, and Karnaugh map To understand the principles for designing logic circuit. To understand adder, subtractor, decoder, incoder, multiplexer, demultipleaer, and comparator circuits. 				
Module Learning Outcomes مخرجات التعلم للمادة الدراسية	 Recognize each type of number systems. Identify the process of converting between number systems. Summarize the types of logic gates. Discuss the use of each gate. Describe design of logic circuit by using logic gats. Explain the simplification processes. Explain Boolean expression and Demorgan's law. Explain the Karnaugh map for different numbers of bits. Discuss the design of logic circuit before and after simplification. Explain the combinational logic circuit. Identify the adder, subtractor, decoder, encoder, multiplexer, demultiplexer, comparator circuits, and code conversion. Identify the basic circuit elements and their applications 				
Indicative Contents المحتويات الإرشادية					

Learning and Teaching Strategies استراتيجيات التعلم والتعليم				
Strategies	Type something like: The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.			

Student Workload (SWL) الحمل الدراسي للطالب موزع على ١٥ اسبوع				
Structured SWL (h/sem) الحمل الدراسي المنتظم للطالب خلال الفصل	64	Structured SWL (h/w) الحمل الدراسي المنتظم للطالب أسبوعيا	4.26	
Unstructured SWL (h/sem) الحمل الدراسي غير المنتظم للطالب خلال الفصل	86	Unstructured SWL (h/w) الحمل الدراسي غير المنتظم للطالب أسبوعيا	5.73	
Total SWL (h/sem) الحمل الدراسي الكلي للطالب خلال الفصل	150			

Module Evaluation تقييم المادة الدر اسية							
	Time/Nu Weight (Marks) Week Due Relevant Learning mber Outcome						
	Quiz	2	10% (10)	5, 10	LO #1- 3, LO # 4 - 8		
Formative	Assignments	1	10% (10)	12	LO # 1-11		
assessment	Projects / Lab.	1	10% (10)	Continuous	LO # 1-12		
	Report	1	10% (10)	Continuous	LO # 1-12		
Summative	Midterm Exam	2 hr	10% (10)	10	LO # 1-10		
assessment	Final Exam	4hr	50% (50)	16	All		
Total assessme	ent		100% (100 Marks)				

	Delivery Plan (Weekly Syllabus)				
المنهاج الأسبوعي النظري					
	Material Covered				
Week 1	Number systems (decimal, binary, octal, conversions, operations)				
Week 2	Number systems (hexadecimal, BCD, conversions, operations)				
Week 3	Number systems (excess-3,gray code, conversions, operations, complements)				
Week 4	Logic gates (AND,OR,NOT,NAND,NOR,XOR,XNOR)				
Week 5	Logic simplification (Boolean theorem)				
Week 6	Logic simplification (Demorgan's theorem)				
Week 7	Karnaugh maps(2-variables, 3-variables,)				
Week 8	Karnaugh maps (4-variables (SOP,POS,don't care))				
Week 9	Karnaugh maps (5-variables, (SOP,POS,don't care))				
Week 10	Midterm exam				
Week 11	Arithmetic operations				
Week 12	Arithmetic operations (decoder, encoder)				
Week 13	Arithmetic operations (Multiplexer, Demultiplexer)				
Week 14	Arithmetic operations (comparators)				
Week 15	Arithmetic operations (code conversion)				
Week 16	Preparatory week before the final Exam				

	Delivery Plan (Weekly Lab. Syllabus)				
المنهاج الأسبوعي للمختبر					
	Material Covered				
Week 1	logic gates (NOT, AND,OR)				
Week 2	Logic gates (NOR.NAND)				
Week 3	Logic gates (XOR,XNOR)				
Week 4	Boolean theorem				
Week 5	Demorgan's law				
Week 6	Karnaugh map				
Week 7	SOP				
Week 8	POS, don't care				
Week 9	Combinational circuit (half adder, full adder)				
Week 10	Combinational circuit (Half subtractor, full subtractor)				
Week 11	Decoder and Encoder circuits				
Week 12	Multiplexer and Demultiplexer circuits				
Week 13	Comparator circuit				
Week 14	Code conversion circuits				

	Learning and Teaching Resources					
مصادر التعلم والتدريس						
Text Available in the						
	Library?					
Required Texts	Digital Fundamentals by Floyed	Yes				
Recommended Texts	Digital circuit analysis and design with Simulink modeling by	No				
Recommended Texts	Steven T. Karris	110				
Websites						
WEDSILES						

Grading Scheme							
مخطط الدرجات							
التقدير Grade التقدير			Marks (%)	Definition			
	A - Excellent	امتياز	90 - 100	Outstanding Performance			
Success Group (50 - 100)	B - Very Good	جید جدا 89 - 89 جید جدا		Above average with some errors			
	C - Good	جيد	70 - 79	Sound work with notable errors			
	D - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings			
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria			
Fail Group	FX – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded			
(0 – 49)	F – Fail	راسب	(0-44)	Considerable amount of work required			

Note: Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.