## MODULE DESCRIPTION FORM

## نموذج وصف المادة الدراسية

Module Information معلومات المادة الدراسية							
Module Title	]		Module Delivery				
Module Type				✓ Theory			
Module Code		<b>CET1201</b>		Lecture ✔ Lab			
ECTS Credits		6			Tutorial Practical		
SWL (hr/sem)		150			Seminar		
Module Level 1		1	Semester o	nester of Delivery 2		2	
Administering Dep	partment	CET	College	EETC			
Module Leader	Reem Jamal		e-mail	Reem84j@mtu.edu.iq			
Module Leader's	Acad. Title	Lecturer	Module Lea	Module Leader's Qualification		Msc.	
Module Tutor	Raya Majid Hameed		e-mail	Rayamajid89@mtu.edu.iq		iq	
Peer Reviewer Name		Assist prof. Alhamzah Taher	e-mail alhamza_tm@mtu.edu.iq		iq		
Scientific Committee Approval Date		13/06/2023	Version Number 1.0				

Relation with other Modules					
العلاقة مع المواد الدراسية الأخرى					
Prerequisite module	Prerequisite module CET1101 Semester 1				
Co-requisites module None Semester					

Module Aims, Learning Outcomes and Indicative Contents					
أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية					
Module Aims أهداف المادة الدراسية	<ol> <li>To understand the flip flop operation.</li> <li>To understand the latches operation.</li> <li>This course deals with the designing of logic systems.</li> <li>To understand the principles of counter circuits.</li> <li>To understand the shift registers.</li> <li>To have a skill to design ADC and DAC.</li> </ol>				
Module Learning Outcomes  مخرجات التعلم للمادة الدراسية	<ol> <li>Discuss the flip-flops.</li> <li>Recognize the differences between flip-flops and latches.</li> <li>List the applications of flip-flops.</li> <li>Summarize what is meant by the logic systems.</li> <li>Explain the counter circuits and discuss the difference between synchronous and asynchronous counter.</li> <li>Discuss the types of asynchronous counter circuits.</li> <li>Discuss the types of synchronous circuit.</li> <li>Identify the shift registers.</li> <li>Discuss the operations of each types of shift registers.</li> <li>Discuss the shift register counter.</li> <li>Explain the principles of ADC and DAC.</li> <li>Explain the design for each type of ADC and DAC.</li> </ol>				
Indicative Contents المحتويات الإرشادية	12. Explain the design for each type of ADC and DAC.  Indicative content includes the following. Flip-Flops – SR latch, T latch, D latch. [10 hrs] Flip-Flops- JK FF, edge triggered, and conversion from one type to another. [10 hrs] Counters- Asynchronous, synchronous counters, Decade, up-down counters, and counter decoding. [15 hrs] Shift-registers serial in/serial out, serial in/parallel out, parallel in/serial out				
Learning and Teaching Strategies					

استر اتيجيات التعلم والتعليم					
Strategies	Type something like: The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.				

Student Workload (SWL) الحمل الدراسي للطالب موزعة على ١٥ اسبوع				
Structured SWL (h/sem)         64         Structured SWL (h/w)         4.26           الحمل الدراسي المنتظم للطالب أسبوعيا         الحمل الدراسي المنتظم للطالب أسبوعيا         4.26				
Unstructured SWL (h/sem) الحمل الدراسي غير المنتظم للطالب خلال الفصل	86	Unstructured SWL (h/w) الحمل الدراسي غير المنتظم للطالب أسبوعيا	5.73	
Total SWL (h/sem) الحمل الدراسي الكلي للطالب خلال الفصل	150			

Module Evaluation							
تقييم المادة الدراسية							
		Time/Nu	Moight (Marks)	Week Due	Relevant Learning		
		mber	Weight (Marks)	week Due	Outcome		
	Quizzes	1	10% (10)	8	LO #1-7		
Formative	Assignments	2	10% (10)	4, 10	LO # 1, 3, LO # 3- 8		
assessment	Projects / Lab.	10	10% (1)	Continuous	LO # 1-14		
	Report	10	10% (1)	Continuous	LO # 1-14		
Summative	Midterm Exam	2 hr	10% (10)	10	LO # 1-10		
assessment	Final Exam	4hr	50% (50)	16	All		
Total assessme	ent		100% (100 Marks)				

Delivery Plan (Weekly Syllabus)				
المنهاج الاسبوعي النظري				
	Material Covered			
Week 1	Flip-flops and laches(SR latch, D latch)			
Week 2	Flip-Flops(T-latch, JK)			
Week 3	Flip-Flops(edge triggered, master-slave)			
Week 4	Flip-flops (conversion from one type to another, flip flop applications)			
Week 5	Asynchronous counter			
Week 6	Synchronous counter			
Week 7	Decade, up-down counter			
Week 8	Cascade counter, Counter decoding			
Week 9	Shift-registers (serial in/serial out, serial in/parallel out, parallel			
week 9	in/serial out, parallel in/parallel out)			
Week 10	Midterm exam			
Week 11	Shift-registers (bidirectional , shift register counter), Johnson counter, Ring counter			
Week 12	Multivibrators (definition, astable, bistable)			
Week 13	Multivibrators (monostable, 555 timer)			
	A/D convertors (flash ADC, tacking ADC, slope ADC, successive approximation ADC,			
Week 14	digital ramp ADC, delta sigma ADC)			
Week 15	D/A convertors (R/2R DAC, R/2 <sup>n</sup> R DAC)			
Week 16	Preparatory week before the final Exam			

Delivery Plan (Weekly Lab. Syllabus)				
المنهاج الاسبوعي للمختبر				
	Material Covered			
Week 1	SR ff, T ff			
Week 2	D ff, JK ff			
Week 3	Master-slave ff			
Week 4	asynchronous counter (2-bit,3-bit)			

Week 5	asynchronous counter(4-bit, modulus counter)
Week 6	synchronous counter (2-bit, 3-bit)
Week 7	synchronous counter ( decade, up-down counter)
Week 8	Cascade counter, counter decoding
Week 9	Serial in-serial out, parallel in-parallel out shift register
Week 10	Serial in-parallel out, parallel in- serial out SR
Week 11	Johnson counter, ring counter
Week 12	multivibrator
Week 13	Analogue to digital convertor
Week 14	Digital to analogue convertor

Learning and Teaching Resources مصادر التعلم والتدريس				
Text Library?				
Required Texts Digital Fundamentals by Floyed Yes				
Recommended Texts  Digital circuit analysis and design with Simulink modeling by Steven T. Karris  No				
Websites https://www.coursera.org/browse/physical-science-and-engineering/electrical-engineering				

Grading Scheme مخطط الدر جات						
Group Grade التقدير Marks (%) Definition						
	A - Excellent	امتياز	90 - 100	Outstanding Performance		
C	<b>B</b> - Very Good	جيد جدا	80 - 89	Above average with some errors		
Success Group (50 - 100)	C - Good	جيد	70 - 79	Sound work with notable errors		
(50 - 100)	<b>D</b> - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings		
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria		
Fail Group	<b>FX</b> – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded		
(0 – 49)	<b>F</b> – Fail	راسب	(0-44)	Considerable amount of work required		

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.